Consequences of port restrictions on testing two-port memories
نویسندگان
چکیده
Testing two-port memories requires the use of single-port tests as well as special two-port tests; the test strategy determines which tests to be used. Many two-port memories have ports which are read-only or write-only; this impacts the possible fault models, the tests for single-port and two-port memories, as well as the test strategy. This paper presents a test strategy for two-port memories and covers the consequences of the port restrictions (read-only or write-only ports).
منابع مشابه
Consequences of Port Restrictions on Testing Address Decoder Faults in Two-Port Memories
Testing two-port memories requires the use of single-port tests as well as special two-port tests; the test strategy determines which tests have to be used. Many two-port memories have ports which are read-only or write-only; this impacts the possible tests for single-port and two-port memories, as well as the test strategy. This paper discusses the consequences of the port restrictions (read-o...
متن کاملTesting Address Decoder Faults in Two-Port Memories: Fault Models, Tests, Consequences of Port Restrictions, and Test Strategy
A two-port memory contains two duplicated sets of address decoders, which operate independently. Testing such memories requires the use of single-port tests as well as special two-port tests; the test strategy determines which tests have to be used. Many two-port memories have ports which are read-only or write-only; this impacts the possible tests for single-port and two-port memories, as well...
متن کاملThorough testing of any multiport memory with linear tests
The quality of tests, in terms of fault coverage and test length, is strongly dependent on the used fault models. This paper presents realistic fault models for multiport memories with p ports, based on defect injection and SPICE simulation. The results show that the fault models for -port memories consist of p classes: single-port faults, two-port faults,..., -port faults. In addition, the pap...
متن کاملMar h Tests for Word - Oriented Two - Port
Said Hamdioui1;2 A. J. van de Goor2 1Intel Corporation, 2200 Mission College Boulevard, Santa Clara, CA 95052 2Se tion Computer Ar hite ture & Digital Te hnique, Department of Ele tri al Engineering Fa ulty of Information Te hnology and Systems, Delft University of Te hnology Mekelweg 4, 2628 CD Delft, The Netherlands E-mail: (said,vdgoor) ardit.et.tudelft.nl Abstra t This paper presents an app...
متن کاملAn Efficient BIST Architecture for Embedded Dual-Port Memories
In this paper, a new algorithm and a new BIST structure for efficiently testing dual port memories that is used widely as embedded memory, is proposed. The proposed test algorithm is able to detect the dual port memories faults and has shorter test time and the test patterns in comparison to existing test algorithms. In addition, the presented BIST has efficient structure that requires lesser h...
متن کامل